

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

This listing of claims will replace all prior versions, and listings, of claims in the application.

**Listing of Claims:**

- 5    1. (currently amended) A semiconductor package for a micro-machined semiconductor device, comprising:
- 10            a) a substrate having a first surface and a second surface, the micro-machined semiconductor device located adjacent the first surface;
- b) a plurality of vias, extending through the substrate between the first and  
10            second surfaces;
- c) an electrical connection located between the vias and the micro-machined semiconductor device for electrically connecting the vias to the semiconductor device;
- 15            d) a solder seal, located between the micro-machined semiconductor device and the first surface for hermetically sealing the micro-machined semiconductor device;
- e) a rigid support located between the micro-machined semiconductor device and the first surface for supporting the micro-machined semiconductor device during assembly and preventing the micro-machined semiconductor device  
20            from contacting the first surface; and

- f) a plurality of solder spheres mounted to the second surface and electrically connected to the vias.

2. (original) The semiconductor package according to claim 1, wherein the electrical

5 connection includes:

- a) a first pad located on the micro-machined semiconductor device; and
- b) a second pad located on the first surface; and
- c) a solder joint connected between the first and second pad.

10 3. (original) The semiconductor package according to claim 1, wherein the substrate is a low temperature co-fired ceramic.

4. (original) The semiconductor package according to claim 1, wherein the seal is a ring of solder located adjacent an outer perimeter of the substrate.

15

5. (original) The semiconductor package according to claim 1, wherein the rigid support is attached to the first surface.

6. (original) The semiconductor package according to claim 5, wherein the rigid support

20 is gold.

7. (original) The semiconductor package according to claim 5, wherein the rigid support is an alloy of gold and palladium.

8. (original) The semiconductor package according to claim 5, wherein the rigid support  
5 is ultrasonically deposited.

9. (original) The semiconductor package according to claim 3, wherein the substrate has a plurality of layers.

10 10. (currently amended) The semiconductor package according to claim ~~4~~ 9, wherein a plurality of circuit lines are located on the layers, the circuit lines connected between the vias.

11. (original) The semiconductor package according to claim 1, wherein a ball pad is  
15 attached to the second surface, the solder sphere attached to the ball pad.

12. (original) The semiconductor package according to claim 11, wherein the solder sphere is attached to the ball pad by a reflowed solder paste.

13. (currently amended) A semiconductor package for a micro-machined semiconductor device comprising:

a) a low temperature co-fired ceramic substrate having a plurality of layers, the substrate having a top and a bottom surface;

b) a plurality of vias, extending between the layers;

c) a plurality of solder spheres, located on the bottom surface and electrically connected to the vias;

d) a plurality of rigid supports, attached to the top surface;

e) a solder seal located between the micro-machined semiconductor device and the top surface, the seal hermetically sealing the micro-machined semiconductor device;

f) the micro-machined semiconductor device spaced from the top surface by the rigid supports such that a movable portion of the micro-machined semiconductor device is unconstrained for movement, the rigid supports preventing the micro-machined semiconductor device from contacting the top surface during assembly; and

g) an electrical connection located between the vias and the micro-machined semiconductor device for electrically connecting the vias to the semiconductor device.

14. (original) The semiconductor package according to claim 13, wherein the electrical connection includes:

- a) a first pad located on the micro-machined semiconductor device; and
- b) a second pad located on the top surface; and
- 5 c) a solder joint connected between the first and second pad.

15. (currently amended) The semiconductor package according to claim 13, wherein the solder seal is a ring of solder located adjacent an outer perimeter of the substrate.

10 16. (original) The semiconductor package according to claim 13, wherein the rigid support is gold.

17. (original) The semiconductor package according to claim 13, wherein the rigid support is an alloy of gold and palladium.

15

18. (original) The semiconductor package according to claim 13, wherein the rigid support is ultrasonically deposited.

19. (original) The semiconductor package according to claim 13, wherein a plurality of  
20 circuit lines are located on the layers, the circuit lines connected between the vias.

20. (original) The semiconductor package according to claim 13, wherein a ball pad is attached to the bottom surface, the solder sphere attached to the ball pad.

21. (original) The semiconductor package according to claim 13, wherein the solder

5 sphere is attached to the ball pad by a reflowed solder paste.